Stories
Slash Boxes
Comments

News for nerds, stuff that matters

Slashdot Log In

Log In

Create Account  |  Retrieve Password

Intel Unveils 6-Core Xeon 7400

Posted by kdawson on Tue Sep 16, 2008 07:06 AM
from the not-cheaper-by-the-half-dozen dept.
JagsLive recommends CNet coverage that begins "Intel officially unveiled its six-core 'Dunnington' Xeon 7400 processor Monday ... As expected, Intel launched the Dunnington chip for high-end servers ... The Xeon 7400 is also one of the first Intel chips to have a monolithic design. In other words, all six cores will be on one piece of silicon. To date, for any processor having more than two cores, Intel has put two separate pieces of silicon ... inside one chip package."
+ -
story

Related Stories

This discussion has been archived. No new comments can be posted.
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
 Full
 Abbreviated
 Hidden
More
Loading... please wait.
  • by Yvan256 (722131) on Tuesday September 16 2008, @07:11AM (#25023573) Homepage Journal

    I'm betting new Mac Pros will be launched today.

  • Base 2 (Score:4, Interesting)

    by daveime (1253762) on Tuesday September 16 2008, @07:12AM (#25023581)

    Is it just me, or does 6 seem like a counter intuitive number of cores ?

    2,4,8,16 ... we've been using binary since the start, now we have to start in trinary ?

    • Re:Base 2 (Score:5, Funny)

      by Anonymous Coward on Tuesday September 16 2008, @07:21AM (#25023651)
      6 = 8 - 2 broken cores ?
      • by DrYak (748999) on Tuesday September 16 2008, @08:33AM (#25024357) Homepage

        6 = 8 - 2 broken cores ?

        You joke but that's already the case with PS3's Cell (7 SPU = 8 - 1 broken), with tripple core Phenom (3 = 4 - 1 broken), and with a very high number of graphic cards (The range segment {pro/mid/low-cost} on which a GPU is used = the number of functional cores they managed to salvage)

        A separate reason may be the number of {quickpath/hypertransport/etc.} interconnects (6 cores require 15 interconnect to communicate, 8 cores require 28 interconnects). 6 to 8 cores isn't such a big increase but keeps the number of inter connect reasonnable.
        (Other processors types like Tilera end up only interconnecting adjacing cores on their 64x chips and you have a strongly *Non*-Uniform Architecture, with not all core able to reach and talk to others at the same speed)

        • by jkenneth24 (962795) on Tuesday September 16 2008, @09:36AM (#25025243)
          i dont think this uses Quick Path Interconnects yet... the article stated this was still Penryn. Theres also a bit at the end where the articles stated AMD chiming in and saying "Intel has taken the old front-side bus architecture and added 6 cores to it,"
    • Re: (Score:3, Informative)

      There is no need for a base two if you are adding. You add cores, you do not multiply them.

      2, 3 (yes, triple code do exist), 4, 6. I guess the next step will be 8 and perhaps even skip that and make it 9 (3x3).

        • Re:Base 2 (Score:4, Informative)

          by mr_mischief (456295) on Tuesday September 16 2008, @09:03AM (#25024759) Journal

          That has nothing to do with symmetric multiprocessing. SMP means that all the chips can make memory accesses to all the memory at the same speed. It is the opposite of Non-Uniform Memory Access, or NUMA, in which certain processors (some or all of them) take longer to talk to certain parts of main memory than others or systems in which processors have a faster path to some private off-chip memory in addition to the main shared memory.

        • by mr_mischief (456295) on Tuesday September 16 2008, @09:05AM (#25024777) Journal

          That's no different from the 486SXes, many of which were 486DX parts with the defective math coprocessor diked out. It's not very different from how the clock rate on every mainstream chip is determined by how many chips turn out to be stable at which speeds.

        • by confused one (671304) on Tuesday September 16 2008, @09:12AM (#25024893)
          What's wrong with that. Intel has sold defective processors for years, either binning them at a lower clock speed or trimming out chunks of cache and selling them as Celerons. If it can serve a purpose, does the job you need to get done, and it's available cheap... I don't see a problem here.
    • Re: (Score:2, Informative)

      see amd ... they have 3 cores in one chip and the shit fares prety well

        • Re:Base 2 (Score:4, Interesting)

          by dubbreak (623656) on Tuesday September 16 2008, @10:17AM (#25025807)

          AMD once said there was a greater efficiency in interconnecting 3 cores, compared to 4.

          Anyone with simple graph theory can see that. 3 nodes only need 3 edges(or interconnects in this case) so that they are only one hop away from each other. With 4 nodes you need 6 edges for a complete graph / clique (each node is adjacent). Now whether that is applicable to the amd chip is a whole other question. I don't have the time (nor do I care to) look up the implementation of the chips.

    • Re:Base 2 (Score:5, Funny)

      by davidbrit2 (775091) on Tuesday September 16 2008, @07:24AM (#25023679) Homepage
      Hey, 6 is a power of 2. It's 2^2.585, to be inexact.
    • Is it just me, or does 6 seem like a counter intuitive number of cores ?

      Remember they need to put other stuff on the silicon too. The XBox 360's CPU uses three quarters of the die for three processors and puts the shared cache etc. in the fourth quarter. Six + support circuitry probably fits a square die better than eight + support.

    • Is it just me, or does 6 seem like a counter intuitive number of cores ?

      Yeah, especially with the new motherboard that fits three of these together...

  • Specs? (Score:4, Insightful)

    by sanosuke001 (640243) on Tuesday September 16 2008, @07:17AM (#25023615)
    There wasn't much in terms of technical specs in TFA. 6 cores, 16MB cache, anything else? Clock speed? 16MB of L2? L3? FSB? DDR(n)? (Though this is probably more up to the MB manufacturer) Why are they moving the memory controller off silicon? That in itself seems like a step backwards.

    I would like to see them pushing consumer multi-core computing more personally. Get MS and other application manufacturers to support more cores. Servers have been doing it for ages and with pretty much all consumer level chips being dual core they should be pushing this angle more.

    Though, them incorporating all of the cores on a single piece of silicon is definitely a step forward; the lack of additional specs and the notion of moving the memory controller make this seem like not as big of an announcement...
    • Re:Specs? (Score:5, Insightful)

      I would like to see them pushing consumer multi-core computing more personally. Get MS and other application manufacturers to support more cores. Servers have been doing it for ages and with pretty much all consumer level chips being dual core they should be pushing this angle more.

      And before anyone says...."yeah, but Linux/Mac OS X supports multi-cores out of the box".... Yes, yes it does. However, most of the applications don't actually benefit much from SMP by themselves. A few things like video conversion, but, for the most part, office suites, e-mail user agents, etc., do not actually benefit directly from SMP.

      OTOH, why should they? Any processor made within the last five years is good enough for that stuff.

      • OFC if your dealing with server, then it does make a difference for example Unisys 96 core offering (*nix & possible mac only) would be able to hold 256 SQL server databases ... or vista pro

    • Re: (Score:3, Informative)

      There wasn't much in terms of technical specs in TFA. 6 cores, 16MB cache, anything else? Clock speed? 16MB of L2? L3? FSB? DDR(n)? (Though this is probably more up to the MB manufacturer) Why are they moving the memory controller off silicon? That in itself seems like a step backwards.

      Pentiums have never had an on-die MMU in the first place, they're actually doing that for the upcoming Nehalem. AMD has used an on-die MMU since the Athlon 64, and while it certainly helps squeeze more efficiency out of the system, the faster clocked bus on Intel rigs often made up for the theoretical performance gap.

      The Clock speed was omitted from the article, but the Xeon 7400 is clocked at 2.6ghz. That's actually pretty decent for a Xeon, they don't go as high as the mainstream processors because they

  • by halcyon1234 (834388) on Tuesday September 16 2008, @07:22AM (#25023663) Journal
    ... and a moisturizer strip for a cool, refreshing finish.
  • Wattage (Score:5, Interesting)

    by locster (1140121) on Tuesday September 16 2008, @07:24AM (#25023685)

    I think server builders these days are less interested in the number of cores per CPU and more interested in improvements in the performance/wattage ratio.

    • Watt you say?
      • Re: (Score:3, Informative)

        Any decent host is also going to kill you for bringing more power to your rack so there is definitely a balancing point. The fact is that the datacenter is designed for a certain power density and going beyond that really screws things up. Airflow and cooling densities, percentage of space allocated to UPS and generators, etc. But, looking at the Intel press release, these suckers pack 6 cores into a 65W power envelope, quite impressive. This compares quite favorably with the 45W for the best current genera
  • by nimbius (983462) on Tuesday September 16 2008, @07:24AM (#25023689) Homepage
    i might finally be able to play crysis on my vista ultimate machine? i mean, granted, my pc will look more like a LHC when im through with it...but a few black holes are worth it
  • With a catch.... (Score:4, Informative)

    by Ritz_Just_Ritz (883997) on Tuesday September 16 2008, @07:25AM (#25023699)

    "There's an odd catch, however, that will affect the highest of high-end configurations. "Because Microsoft Windows operating system support is limited to a 64-core environment, within a single OS instance, we'll support up to 64 cores," said Colin Lacey, a Unisys marketing vice president."

    Gads, who on earth would run a 64-core Windows box? Unless they want to virtualize out multiple servers on one bit of hardware. Most of the "heavy lifting" I've seen on servers with mucho processor cores are running some flavor of Unix. I'm kinda surprised this hasn't been fixed already given the momentum of multi-core processors.

    Cheers,

    • Re:With a catch.... (Score:5, Interesting)

      by ShadowRangerRIT (1301549) on Tuesday September 16 2008, @07:31AM (#25023749)
      Windows optimizes for the low core case. I believe they use a bit field to keep track of the cores, so the 32 bit flavors of Windows are limited to 32 cores, while the 64 bit versions are limited to 64 cores. There may be a high end server SKU that bypasses that limitation, but I don't know of it.
      • by Kingrames (858416) on Tuesday September 16 2008, @08:36AM (#25024391)
        64 cores should be enough for anybody.
      • by PeeAitchPee (712652) on Tuesday September 16 2008, @09:08AM (#25024817)

        Gads, who on earth would run a 64-core Windows box?

        The ABBYY OCR engine (Windows only) in any of its latest versions (either direct from ABBYY or OEM'd into someone else's product) will multithread during recognition -- one thread for each core. We currently use a dual quad-core Xeon Windows Server box and I wish I had more cores -- when you get a project to OCR 2.1 million docs in a timeframe of less than a few years, you will too. ;-)

        ABBYY's own server-level product (Recognition Server) will span multiple boxes and use any designated cores available on those boxes -- and it scales linerally with the number of cores available (distributed or local). So yeah, there are still some Windows-only applications where a truly monster box would be great.

        OCR is one of those apps where you can absolutely NEVER have enough resources for big jobs.

  • by javilon (99157) on Tuesday September 16 2008, @08:01AM (#25024023) Homepage

    ... and each one will have it's own processor core.

  • by cbreaker (561297) on Tuesday September 16 2008, @08:53AM (#25024617) Journal

    Until Intel unveils their version of HyperTransport, this will be more of the same.

    You put a quad-core Xeon against a quad-core Opteron and under most conditions (besides CPU-only work) the Opteron will kill the Xeon.

    Now, we'll have even more cycles we can't utilize, because of the old design of the system.

    If you're going to do anything that uses both RAM and CPU (aka VMware hosts, which is what most big servers are used for these days) you'd better off with an Opteron.

    I'd rather use a dual or quad socket Dual-Core Opteron than a dual or quad socket Quad-core Xeon.

    • Re: (Score:3, Insightful)

      In this case, much as it pains me, it has nothing to do with windows, and everything to do with you getting the wrong tool for the job. You have a double garage and two cars, but you can't drive them both.

      I on the other hand have friends I like to let use my spare car: Things like VHDL Simulators and FPGA synthesis tools, that will gladly consume a core and several gigs of memory for a few hours. On a single core machine you might as well go to sleep because the system will be next to unresponsive while

    • This is a server CPU. Not sure what XP has to do with it, really? People who run servers definitely use multiple cores.