OpenCAPI To Fold Into CXL - CXL Set To Become Dominant CPU Interconnect Standard (anandtech.com) 1
With the 2022 Flash Memory Summit taking place this week, not only is there a slew of solid-state storage announcements in the pipe over the coming days, but the show is also increasingly a popular venue for discussing I/O and interconnect developments as well. Kicking things off on that front, on Monday the OpenCAPI and CXL consortiums issued a joint announcement that the two groups will be joining forces, with the OpenCAPI standard and the consortium's assets being transferred to the CXL consortium. From a report: With this integration, CXL is set to become the dominant CPU-to-device interconnect standard, as virtually all major manufacturers are now backing the standard, and competing standards have bowed out of the race and been absorbed by CXL. Pre-dating CXL by a few years, OpenCAPI was one of the earlier standards for a cache-coherent CPU interconnect. The standard, backed by AMD, Xilinx, and IBM, among others, was an extension of IBM's existing Coherent Accelerator Processor Interface (CAPI) technology, opening it up to the rest of the industry and placing its control under an industry consortium. In the last six years, OpenCAPI has seen a modest amount of use, most notably being implemented in IBM's POWER9 processor family. Like similar CPU-to-device interconnect standards, OpenCAPI was essentially an application extension on top of existing high speed I/O standards, adding things like cache-coherency and faster (lower latency) access modes so that CPUs and accelerators could work together more closely despite their physical disaggregation.
Future proofing? (Score:3)
How future-proof is this standard? Will it be like HyperTransport that's awesome for a few years and then just disappears, of have they though about how to keep it relevant long term?