IDT redesigns C6 chip

Centaur's next x86 processor will have 128Kb of not L2 but L1 cache on board. This will be a first. Currently, the current largest L1 x86 is the Cyrix 686MX chip. A large L1 does help performance (zero cycle access instead of one or more), but is more timing critical to implement than an L2.